




Chip 35 | 0pM\_asso




# Chip 35 | 0pM\_disso




Chip 35 | 100nM\_asso




Chip 35 | 100nM\_disso




# Chip 35 | 100pM\_asso




Chip 35 | 100pM\_disso



Chip 35 | 10nM\_asso




Chip 35 | 10nM\_disso







Chip 35 | 1nM\_asso




Chip 35 | 1nM\_disso




Chip 37 | 0pM\_asso




Chip 37 | 0pM\_disso




Chip 37 | 100nM\_asso




Chip 37 | 100nM\_disso



Chip 37 | 100pM\_asso




Chip 37 | 100pM\_disso







Chip 37 | 10nM\_asso




Chip 37 | 10nM\_disso




# Chip 37 | 1nM\_asso




Chip 37 | 1nM\_disso




Chip 39 | 0pM\_asso




Chip 39 | 0pM\_disso



Chip 39 | 100nM\_asso




Chip 39 | 100nM\_disso







Chip 39 | 100pM\_asso




Chip 39 | 100pM\_disso




Chip 39 | 10nM\_asso




Chip 39 | 10nM\_disso




# Chip 39 | 1nM\_asso




Chip 39 | 1nM\_disso



Chip 40 | 0pM\_asso




# Chip 40 | 0pM\_disso







Chip 40 | 100nM\_asso




Chip 40 | 100nM\_disso




Chip 40 | 100pM\_asso




Chip 40 | 100pM\_disso




Chip 40 | 10nM\_asso




Chip 40 | 10nM\_disso



Chip 40 | 1nM\_asso




# Chip 40 | 1nM\_disso







Chip 41 | 0pM\_asso




# Chip 41 | 0pM\_disso




Chip 41 | 100nM\_asso




Chip 41 | 100nM\_disso




Chip 41 | 100pM\_asso




Chip 41 | 100pM\_disso



Chip 41 | 10nM\_asso




Chip 41 | 10nM\_disso







Chip 41 | 1nM\_asso




# Chip 41 | 1nM\_disso




Chip 46 | 0pM\_asso




Chip 46 | 0pM\_disso




Chip 46 | 100nM\_asso




Chip 46 | 100nM\_disso



Chip 46 | 100pM\_asso




Chip 46 | 100pM\_disso







Chip 46 | 10nM\_asso




Chip 46 | 10nM\_disso




Chip 46 | 1nM\_asso




# Chip 46 | 1nM\_disso




Chip 53 | 0pM\_asso




# Chip 53 | 0pM\_disso



Chip 53 | 100nM\_asso




Chip 53 | 100nM\_disso







Chip 53 | 100pM\_asso




Chip 53 | 100pM\_disso




Chip 53 | 10nM\_asso




# Chip 53 | 10nM\_disso




Chip 53 | 1nM\_asso




# Chip 53 | 1nM\_disso



Chip 55 | 0pM\_asso




# Chip 55 | 0pM\_disso







Chip 55 | 100nM\_asso




Chip 55 | 100nM\_disso




Chip 55 | 100pM\_asso




Chip 55 | 100pM\_disso




Chip 55 | 10nM\_asso



# Chip 55 | 10nM\_disso



Chip 55 | 1nM\_asso



Chip 55 | 1nM\_disso

